In: IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) Slovak University of Technology in Bratislava, Bratislava, pp. 12-15.
Dual-pixel CMOS APS Architecture for Intra-frame Speed Measurement
Fault tolerant design of analogic CNN templates and algorithms. Part I: The binary output case.(Research report of the Analogical and Neural Computing Laboratory, DNS-3-1998.)
In: 5th IEEE international conference on electronics, circuits and systems. ICECS '98. Surfing the waves of science and technology. Proceedings. Lisboa, 1998. Vol. 1..
CASTLE: an emulated digital architecture; design issues, new results